Notes for analyzing timing relationships inside a DFF.

test inv dc
Figure 1. Inverter voltage transfer curve (VTC) with Vm labeled
dlatch
Figure 2. D-latch schematic
test dff setup
Figure 3. DFF setup time simulation showing influence of inverter Vm