




3-input CMOS NOR gate

Similar progression as Weste + Harris Figure 4.7




c.) Combine C_s



d) Falling worst-case

→ all C_s start charged to Vdd



e.) Rising worst-case

→ all C_s start discharged

