


Sizing a Chain of inverters


Problem: a logic signal needs to drive a large load (C_{load}), such as bringing a signal off chip to a circuit board.




Inverter (base size) is small $\rightarrow R_{out}$ is large, C is large, so delay is really long. ($R_{out} \cdot C_{load}$)

Use a large (transistor width) inverter!

But something needs to drive this inverter's (now large) input C_{in} .




So, use a not so large inverter to drive the large one



? How many stages to use and how to choose the X_i 's?


$\rightarrow$ this is an optimization problem

Base-sized inverter

usually $W_P \approx 2 \cdot W_N$

so ON resistances / drive strengths are about the same

$$R_N \approx R_P = \underline{R}$$

Larger drive strength inverter

$$R_{\text{drive}} = \frac{R}{X}$$


$$C_{\text{in}x} = X \cdot C_{\text{in}}$$

$$C_{\text{out}x} = X \cdot C_{\text{out}}$$

Inverter delay

$$d = (\text{constant}) \cdot \frac{R}{X} (X \cdot C_{\text{out}} + C_{\text{load}})$$

$$= (\text{constant}) \left(\underbrace{R \cdot C_{\text{out}}}_{\substack{\text{base value} \\ \text{parasitic constant!}}} + \underbrace{\frac{R \cdot C_{\text{load}}}{X}}_{\text{due to load}} \right)$$



$$\text{Total delay} = \sum_{i=1}^N \left(\underbrace{R \cdot C_{\text{out}}}_{\text{base}} + \frac{R \cdot X_{i+1} \cdot C_{\text{in}}}{X_i} \right)$$

★ parameter $\gamma = \frac{C_{\text{out base}}}{C_{\text{in base}}}$

$$\text{Total delay} = \sum_{i=1}^N \left(R \cdot C_{\text{out}} + \frac{R \cdot C_{\text{out}} \cdot X_{i+1}}{\gamma \cdot X_i} \right)$$

$$\text{total delay} = N \cdot R \cdot C_{\text{out}} \sum_{i=1}^N \left(1 + \frac{x_{i+1}}{\gamma x_i} \right) = \underbrace{N \cdot R \cdot C_{\text{out}} \sum_{i=1}^N \left(1 + \frac{C_{\text{in},i+1}}{C_{\text{in},i}} \right)}$$

remember: $C_{\text{in},N} = C_{\text{load}}$ (only $N-1$ unknowns)

$$\frac{x_{i+1}}{x_i} = \frac{C_{\text{in},i+1}}{\underbrace{C_{\text{in},i}}_{\text{more useful term for non-inverters}}}$$

Minimize total delay by taking $N-1$ partial derivatives and making all $= \phi$.

$$\frac{\partial}{\partial C_{\text{in},j}} (\text{total delay}) = \phi \quad \text{for } j = [1 \dots N-1]$$

→ expand the series to see this pattern.

$$\dots \left(1 + \frac{C_{\text{in},j-1+1}}{\gamma C_{\text{in},j-1}} \right) + \left(1 + \frac{C_{\text{in},j+1}}{\gamma C_{\text{in},j}} \right) + \left(1 + \frac{C_{\text{in},j+1+1}}{\gamma C_{\text{in},j+1}} \right)$$

$\uparrow$ only these terms stay with $\frac{\partial}{\partial C_{\text{in},j}}$ derivative

$$\frac{\partial}{\partial C_{\text{in},j}} \left(\frac{C_{\text{in},j}}{\gamma C_{\text{in},j-1}} + \frac{C_{\text{in},j+1}}{\gamma C_{\text{in},j}} \right) = \underbrace{\frac{1}{\gamma C_{\text{in},j-1}} - \frac{C_{\text{in},j+1}}{\gamma (C_{\text{in},j})^2}}_{\star} = \phi$$

solution is/are

$$\frac{1}{\gamma C_{\text{in},j-1}} = \frac{C_{\text{in},j+1}}{\gamma (C_{\text{in},j})^2}$$

$$C_{\text{in},j} = \sqrt{C_{\text{in},j-1} \cdot C_{\text{in},j+1}} \quad \text{geometric mean} \quad \star$$

⇓

$$\underbrace{\frac{C_{\text{in},j}}{C_{\text{in},j-1}}}_{f_{j-1}} = \underbrace{\frac{C_{\text{in},j+1}}{C_{\text{in},j}}}_{f_j}$$

⇒ all f_j 's must be equal

$$C_{in(N-1)+1} = C_{load} \quad \text{last capacitor is the load}$$

$$\frac{C_{load}}{C_{in1}} = f_1 \cdot f_2 \cdots f_N = f^N = F = G H$$

↑
all 1 for inverters

now we can write:

$$\text{total delay} = R \cdot C_{out} \cdot N \cdot \left(1 + \frac{f}{\gamma}\right)$$

$$\text{and } N = \frac{\ln F}{\ln f}$$

$$\text{total delay} = R \cdot C_{out} \cdot \frac{\ln F}{\ln f} \left(1 + \frac{f}{\gamma}\right)$$

what is the best f ? $\rightarrow$ derivative $= 0$!

$$\frac{d}{df} (\text{total delay}) = R \cdot C_{out} \cdot \frac{d}{df} \left(\frac{\ln F}{\gamma} \left(\frac{\gamma}{\ln f} + \frac{f}{\ln f} \right) \right)$$

$$= R \cdot C_{out} \cdot \frac{\ln F}{\gamma} \left[\frac{-\gamma}{f \cdot \ln^2(f)} + \frac{\ln(f)-1}{\ln^2(f)} \right] = 0$$

$$\underline{-\gamma/f + \ln(f) - 1 = 0}$$

$$\ln f = 1 + \frac{\gamma}{f}$$

$$f_{opt} = \exp \left(1 + \frac{\gamma}{f_{opt}} \right)$$

no closed-form solution
unless $\gamma = 0$;

$$\gamma = f(\ln f - 1) \quad \leftarrow \text{plot this and swap the axes!}$$

Find f for a few values of γ :


γ	f_{opt}
ϕ	2.72 ($=e$)

1 3.59

2 4.32

← most processes have $\frac{C_{out}}{C_{in}} = \gamma \approx 1$

plot total delay vs. f (for $\gamma=1$)



$$N_{opt} = \frac{\ln F}{\ln f_{opt}}$$

$$f_{opt} = F^{1/N_{opt}}$$

Observations about this plot:

- Choosing f smaller than f_{opt} : more stages (more area and power) 😞
increasing delay 😞
- Choosing f larger than f_{opt} : less stages less area and power 😊
not much delay increase 😞

⇒ Usually, round to a smaller N
and use a larger f

☆☆☆ This is the origin of "fan-out of 4", or stage effort $f=4$
as a good rule-of-thumb
Logical Effort terminology

(sometimes N needs to be even or odd for)
logic function purposes

